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Abstract 
The aim of this paper is to present a branch and bound method for minimizing the makespan 
of an application processed on a master slave bus oriented multiprocessor system. It is supposed 
that the application can be split into several independent tasks, however. only one task is sent 
to each processor. It is assumed that there are one master and several slaves. Some structural 
properties of the optimal schedules are studied in the more general case where more than one 
task can he sent to one processor. An exact method is described and the computational result5 
are reported. 6 1999 Elsevier Science B.V. All rights reserved. 
KCJYIY~~L/~S: Task decomposition; Multiprocessor; Bus; Master: Slaves; Branch and bound 
method 
1. Introduction 
When an application is executed on a super-computer with N processors [3.13.15,2 I]. 
the running time could be divided up to IV. Generally N is not reachable for several 
reasons. At first, there is overhead due to communications between processors [ 16.191. 
Indeed the new generation of supercomputers is generally composed of several pro- 
cessors connected by a high speed network. But the communication delays cannot be 
neglected [4,17,20]. 
Several multicomputer interconnection network models have already been studied 
in the literature [ 1,2,5-8,121. The authors have considered applications which can be 
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BUS 
Fig. I. The master slave bus oriented multiprocessor system. 
arbitrarily split into independent tasks. At the initialization, the application is stored 
in a dedicated processor denoted originator. Then the originator keeps a part of the 
application and broadcasts the remaining part to its neighbours. Next each neighbour 
keeps its proper part and transmits the remaining part to its idle neighbours. Moreover, 
it is assumed that all the processors will finish their computation at the same time and 
that any processor can perform simultaneously computations and communications. Our 
model is based on different assumptions. 
Here we will also take into consideration the merge process of the results. Therefore, 
we have to consider dispatches and returns. It is supposed that a master processor is 
dedicated to communication management and merging process. Our aim in this paper is 
to find some general task scheduling rules by considering a particular case as explained 
below. 
It is assumed that an application which has a deterministic behaviour [ 181 has to be 
processed on the following bus master slave multiprocessor system [22] (Fig. 1). This 
application uses a given amount P of data which can be split into several independent 
data pi. The corresponding tasks can be computed in parallel because the corresponding 
data are disjoint. Therefore, we assume there are no logic constraints between tasks at 
most until a reasonable granularity. 
Moreover, concerning the bus architecture the following assumptions are made: 
l N is the number of available processors, 
l each processor has a sufficiently large local memory, 
l each processor has a local system dedicated to communications, 
l each local system dedicated to communications has a buffer sufficiently large, 
l on a given processor communications can be overlapped by computations, 
l it is necessary to have received all the dispatch to work on it, 
l the running time on an amount of data pi on processor k is yk(pi) = &Pi + wk, 
l we have one result returned by the processor. 
Basically ik and cr)k allow us to consider both the application parameters and the speed 
and startup cost of processor k. 
Our aim is to minimize the makespan C,,,,, of the application [l 11. Therefore, we 
have to determine the optimal number of running processors and the optimal amounts 
of data we have to send to each of them. To perform this optimization, we have to 
take into account the parameters of the bus-architecture, like the communication startup 
costs between slaves and master, the transfer rate of the bus and the total number of 
processors. 
The N slave processors 1,2,. , N are linked to a master processor by a bus. Let us 
denote dl, dl, . , d,v the communication startup costs from slaves to the master. We 
now call them distances. Let us denote ‘x mm1 the transfer rate from the master to the 
slaves and /j-m1 the transfer rate from the slaves to the master. We assume that there 
are less amounts of results returned than amounts of data sent. Therefore even though 
the transfer rate is the same during dispatches or returns. considering /i=r// with !I *K I 
allows us to model this assumption. 
A study in the more general case was carried out previously [9,10]: the general 
properties which were obtained are summed up in Section 2. These properties arc 
revisited in Section 3 for the proportional case. In Section 4 we focus on the cast 
of one dispatch per processor, two heuristics and a lower bound for the makespan 
are presented, a theorem is proved for the particular case of equal distances. then a 
dominance property is stated in the general case. In Section 5, a branch and bound 
method for determining an optimal schedule with a single dispatch to each processor 
is presented. This method is based on the dominance property and on a new lower 
bound we obtained from a relaxed problem which is presented. The design of the 
corresponding program is shown in Section 6. Computational results are reported in 
Section 7. and Section 8 is devoted to the conclusion. 
2. General properties in the general case 
The properties presented below are because we have neither limitations on the mem- 
ory size of local processors nor on the memory of a dedicated communication system. 
In [9,lO] we have supposed that a processor can receive more than one dispatch. When 
it is useful the idea of the proof is reported briefly. The formal proofs are given in 
[9,10]. Nevertheless, the entire proof of Property 5 is given in this section because it 
is useful in Section 3. 
We search for a solution that minimizes the idle period of the bus. There exists an 
optimal solution respecting Properties 1 and 2. 
We can prove it by a sequence of transpositions respecting the constraints as it is 
shown in Fig. 2. As a result we obtain a schedule in which all the dispatches are 
before all the returns. 
If this property is not satisfied a return has to be scheduled just before a dispatch. 
Therefore by a sequence of transpositions, we obtain a schedule satisfying Property I 
without modifying the makespan. 
Fig. 2. Transposition associated with property I. (a) Before the transposition. (h) After the transpos~rion 
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Fig. 3. Gantt chart: xl is the bus occupation for dispatch i, yh is the bus occupation for return h. 
Property 2. Dispatches can be as early as possible, and returns as last as possible. 
The dispatches can be advanced and the returns delayed without modifying C,,,. 
These two properties allow us to draw the Gantt chart in Fig. 3. 
In order to state additional properties, we introduce the schedule signature definition: 
Definition 1. The schedule signature is the 4-uple [n; m; a; b)] where ‘n’ is the number 
of active processors, ‘m’ the number of dispatches, ‘a’ the application [ 1, m] + [ 1, n] 
fixing the assignment of dispatches to processors, and ‘6’ the application [ 1, n] + [ 1, n] 
corresponding to the return order. 
Hence let us denote a(i) the identifier of processor receiving dispatch i and b(k) 
the number of the return from processor k. Namely one can introduce the following 
equations and variables: 
pi: dispatch i amount of data, 
P: amount of data of the application, we have: P = x7=, pi, 
xi: bus occupation for dispatch i, we have xi = api + da(i), 
yh: bus occupation for return h, we have yb(k)=h = p xa(ij=k pi + dk, 
z: idle period of the bus, 
C;: the completion time of a dispatch i, 
c . makespan, we have C,,,,, = EYE, xi + z + xi=, yh. max. 
Property 3. There exists an optimal solution. 
We will explain below how to compute the optimal schedule associated with a 
given signature. It is not difficult to restrict the search of an optimal schedule to a 
finite number of signatures. It proves Property 3. The formal proof is given in [9]. 
In order to introduce the other properties we have to present three additional defini- 
tions. 
Definition 2. A dispatch is said to be too large if the amount of data dispatched to 
processor k is larger than the computing time for this processor until reception of the 
next dispatch (see Fig. 4). In this case Cj - C’i < gk(pj). 
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Fig. 4. Too large dispatch. 
Xi Ci x; cj 
Fig. 5. Too short dispatch 
Definition 3. An amount of data dispatched to a processor k is said to be too short. if 
it does not permit the processor to run until it receives another dispatch (see Fig. S ). 
In this case ci - C; > gk(p,). 
Definition 4. An amount of data is said to be just enough if Ci - C, = <I~.( p, ). 
Property 4. There exists an optimul schedule so thut no dispatch is too Iurge. 
The idea is to transfer for each processor having too large dispatches an amount 
of data of the first too large dispatch to the next dispatch of the same processor. The 
running time for the processor is the same, but the completion time of the first dispatch 
and the starting time of the second one would change. The makespan is not modified 
by this transformation. Therefore, by applying it repeatedly, we can build a sequence 
of optimal schedules so that the last one satisfies Property 4. 
Property 5. Let us consider optimal schedules n,ithout too lurge m dispatch. Jr’ l/w 
bus is not active during cl11 the schedule makespctn (non-criticui bus), there exists un 
optimal .solution so thut the amount of’ ctclta of euch dispatch is just enouyh. 
Proof. We prove this property using linear programming arguments. Basically, the idea 
is to link together the running times of processors and the bus system. Therefore, one 
can build a linear program having m + 2 main variables and 2m + 3 inequations. The 
main variables are the idle period z of the bus, the makespan C,,, and the p,. As a 
matter of fact, the other variables xi and yh can be formulated with the main variables 
using the following equations: x, = xpI + da(;) and I;/,(L ) _h = [i CociJ_k p, + dk. We have 
m inequations pi > 0 which are strict because we assume the makespan to be optimal: 
we cannot have a p, equal to zero, otherwise the makespan is not optimal since one 
can build a smaller makespan, by omitting the corresponding dispatch. We have one 
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bus 1-1 
processor k = a(i) 
f= b(k) and k = a(l) 
Fig. 6. Inequation associated with dispatch i. 
conservation equation which is P = EYE, pI. The equation associated with the bus is: 
z = GXIX -c:,xi-c;:, Yh. M oreover, we have the inequation z > 0 since we assume 
a non-critical bus. We can associate with each dispatch the following inequation: 
c c Xj + Yk(Pi,) + c Yh d &u. 
/=I a(i’)=a(i)=k and i’ ai 112 /=h(a(i)) 
Fig. 6 represents this inequation. The first sum corresponds to the dispatches earlier 
than dispatch i (i included), the second sum to the running time of processor k after 
it receives dispatch i, the third sum, to the returns later than the one of processor k 
(return f = b(k) of processor k included). 
We have m inequations. Therefore, a linear program having 2m + 3 inequalities and 
equalities and m + 2 main variables has been built. At the optimum of a linear program 
there are at least as many inequalities becoming equalities as variables in the system. 
Since the m positivity inequalities associated with the pi are strict and the positivity 
inequality associated with the bus is strict, it results that the m inequations associated 
with each dispatch become equalities at the optimum. It proves Property 5. 0 
Corollary. Let us consider optimal schedules without too lurge u dispatch. If the 
bus is active during all the schedule makespan (critical bus), there exists an optimal 
solution for which the amount of data jor each dispatch is just enough, except jar 
one dispatch which could be too short. 
Property 6. Let us consider optimal schedules without too large CI dispatch. If the 
bus is active during all the schedule makespan (critical bus) and tf fl= 0, there exists 
an optimul solution jar which the amount of data for each dispatch is just enough, 
except for the jirst one which could be too short. 
To prove this property, we have introduced in [9] an elementary operation called 
‘contamination’. We remove a part of dispatch i- 1 and we transfer it to i. By repeatedly 
applying this transformation from the too short dispatches, we finally obtain an optimal 
makespan with only the first dispatch too short. We use this operation in order to obtain 
dispatches such that the amounts of data are just enough. This transformation is feasible 
because there are no logic constraints between tasks. Therefore, an amount of data can 
be transferred from a processor to another one. 
Some applications correspond to p = 0. This is the case for instance if the result of 
each task of the application is ‘yes’ or ‘no’. 
3. Revisiting properties 
We have studied in [9], under the linearity assumption, the case of one processor 
receiving several dispatches and we have exhibited a pipe-line phenomenon. In this 
section we suppose the signature to be given and the running times proportional to 
the amounts of data. Namely yk(pl) is equal to y;. Therefore, we know the number 
IH of dispatches, the processor a(i) associated with dispatch i, the number n of active 
processors and the return order h(k). We present below a method for computing the 
dispatch sizes and an example. 
We have just seen that makespan minimization can be modelled by a linear program 
with 2m + 3 main inequations and m i- 2 main variables. Since we consider the case 
</k( p,) = pI, the linear program is simpler. The inequation associated with dispatch i 
becomes: 
for i varying from 1 to m. The objective function is C,,,,. The positivity inequalities are 
necessarily strict (except z 3 0). Therefore, it remains (m + 2) inequalities and (m -+ I ) 
variables. Therefore, we can distinguish two cases. If the bus inequation is strict. that 
is -_ > 0, the bus is non-critical. We can suppose at the optimum of the linear program 
that all other inequalities are equalities. If the bus is critical, that is 2~0. one inequality 
remains strict. 
In order to avoid solving the linear program, we consider a linear equation system 
under the assumption z > 0. The linear system is built with the variable Z, the variables 
p, and without the variable C,,,. We know that inequalities are equalities, that is to 
say dispatches are just enough. Therefore, we use the equation associated with the HI 
dispatches and the conservation equation to build the linear system. We replace the .Y, 
and y/, in the m equations using: x; = xp, -t cl,(,) and yh(k)_h = /j xa(,l__i pI -+ tin. The 
system size is m + 1. If the system solution is such that z > 0 then: 
/ I iI=1 
And if the system solution is such that z GO and pi is positive then we compute a 
solution with makespan 
171 
C”,,, = XX, + 2 Yh 
i-l h-l 
that is optimal, because this quantity is equal to 2 Cl_, dk + rP + /jP which is a lower 
bound of the optimal makespan. Otherwise we have too many dispatches to reach 
optimality. 
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Fig. 7. Cantt chart associated with signature [2; 3; (1, l), (2,2), (3,l); (1,2), (2, l)]. 
Table 1 
Dispatches 
XI = rpl +dl 
x2 = rp2 + d2 
~3=xp3+dl 
Conservation 
P = PI + p2 + p3 
Topology 
PI =x2 +x3 
pz =x3 +z 
P3 == + Yl 
Returns 
.YI =bpz fd2 
~2 = B(PI + ~3) + dl 
3.2. Example 
We present below an example of the linear equation system. The signature is 
[n=2; m=3; (1, a(l)=l), (2, a(2)=2), (3, a(3)=1), (1, 6(1)=2), (2, 6(2)=1)]. 
The solution Gantt chart is reported in Fig. 7. 
The associated equations are as shown in Table 1. 
The system has 9 equations and 9 variables, but by replacing the xi and yh in the 
m other equations, we finally obtain a linear system with the pi and z, therefore with 
4 variables (i.e. m + 1). 
4. Case of one dispatch per slave processor 
In this section, we will consider the particular case of one dispatch per processor. 
Therefore we have m = n. Hence we can use the previous method. We prove that if 
the distances are all equal, returning in the dispatch order is optimal. In the case of 
distances not necessarily equal a dominance property is stated. 
In order to minimize the makespan, it is necessary to find a good compromise 
between load balancing and communication overheads [12,20]. This gives rise to two 
opposite heuristics: 
Heuristic 1. Scheduling returns in the same order as dispatches allows processor 
loads to be balanced. 
Heuristic 2. Sending dispatches to processors in un increasing order of distances, and 
scheduling returns in a decreasing order of distunces ullows processor idleness to be 
minimized. 
Property 7. Assuming dl dd2 < . Gd,, (I/n) (P + 2 c,lld (n - k)dk+, ) is a lower 
bound c?f’ the optimal schedule. 
Y,,,,@== PP, + d 
n 
k,=ll(jJ Yn=b(k, )=Opj, + 4;,= a( j, ) 
: Pj 2 
, 
8 
\I I 
f 
I 
I idle period on = 
I 
I processor k, 
Pj, : I 
I 
proce~\or 
/’ 
proce53or 
processor 
processor 
k 
1 
k2 
k 
Fig. 8. General Gantt chart of any schedule (Figs. X (a) General Gantt chart of any dispatch order and th) 
Gcncrnl Gantt chart of any return order) 
Proof. This formula is obtained by calculating lower bounds on processor activity and 
processor idleness, due to communication delays. We shall now present a more formal 
proof. Fig. 8 reports a Gantt chart of any schedule. Therefore, considering a same row i 
in Figs. 8a and b from a processor a(i) to a processor k,, we have not necessarily 
u(i) = k,. Nevertheless, Fig. 8 is useful to justify the property. 
~CIK%X is equal to the sum of active periods plus the sum of idle periods of the PI pto- 
cessors. The first sum is independent of the signature and equal ta pl + ~2’. ‘4. p,) -P. 
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The second sum, for a signature [n; n; (1, a(l)), (2, a(2)),. ,(n, Q(H)); (,t,*, 
l=Mkt)),...,(k2, n- 1 =b(kz)), (kl, n=b(kl))] is equal to 
@PI + 41,) + ((XPI + d,(l)) + (xp2 + h(2))) + “. 
+ ((XPl + &(I,) + (XP2 + L(2)) + . . + (xp,, + d,(n))) 
+ (@PL, + 4 .A)) + + (b’pj, + da, .jz)) + (Bpi, + 4, j, ,>> + . 
+ ((PP/~ + do( j2)) + (BP,, + da( ii J)) + (Ppj, + da( il)). 
It is larger than 
‘do(l) + (n - l)d,,2) + . + d,(n) + da,,,) + . + (n - l)d,(,j,) + nd,(j,,. 
It is Close to this quantity if any rpi (resp. flpi) is small in comparison with dacij 
(resp. with d,(,i,). Then it is better to choose the signature [n; PZ; (1, 1) (2,2), . . , 
((n-l>,(n-l)>,(n,n); (1, n>, (2, (n-l)),...,((n-1), 2) (n, l)] ifdl<d2< . . . <d,. 
That is exactly heuristic 2. 0 
Theorem. If dl =d2 =. .=d, and if there is one dispatch by processor then repatriate 
in dispatch order is optimal. 
Proof. This result is very intuitive. Indeed in this case heuristic 2 is always satisfied. 
Therefore, heuristic 1 has only to be considered. It brings to repatriate in dispatch 
order. We shall now present a more formal proof. 
Let us consider an optimal solution and let us suppose that the return and dispatch 
orders are different. Then there exist two consecutive returns h and h + 1 coming from 
processors r and k such that the dispatch j for processor r was sent after the dispatch i 
for processor k. 
We now transform the solution in such a way that computing results of dispatch i 
should be repatriated before computing results of dispatch j. Therefore, we have to 
move an amount of work 6 from processor k to processor r. 
It is necessary to complete the work of processor k before the date C. Therefore, 
we have to transfer the quantity 6 = CD from dispatch i to dispatch j. Xi is replaced 
by x( with an earlier completion time. Dispatch Xj is replaced by xj with an earlier 
starting time but with the same completion time. Intermediate dispatches are advanced 
(see the lower part of Fig. 9). 
Let p: = pi - CD and pi = pi _t CD. 
We prove that processor k has an idle period A’A. When we decrease dispatch i, A’ is 
before A and then A’C>AC. We can see that A’A=ccp,+d-icpj-d=xAD-&C=xCD. 
We prove now that processor r has an idle period DD’. A is before C, pl=AC>BC= 
pj and then pi3pj. D’ is after D. CD’=d+fipj=d+j3AC and CD=dfj3p,,=d+fiBC 
then CD’ 3 CD. Consequently D’ is after D. We have p$ = pj + 6 = BC + CD = BD, 
now p,$ < BD’ = BD + DD’ then DD’ is an idle period of processor r. We obtain the 
result. We remark that DD’ = CD’ - CD = fiAC - /?BC = PAB. 
Both processors have an additional idle period and the transformation is feasible. By 
repeatedly applying it, an optimal schedule satisfying the theorem can be reached. 0 
A 
I)US ‘i X. B cv D 
I I , J, 
*h )‘I,+1 
I I I I r 1 I 
proc r I 
I 
pror k 1 
I 
I ‘j I 1 
5 
I 
I 
I 
pror r 
proc k 
p; I I I 
I I I -l#gJ 
Pi' I 
Fig. 9. Process~xs with equal distances. 
Dominance property. Thor exists an optinml solution such that if’ d,. < di. eitlwt 
dispatch to procrssor r is hejbre the disptrtch to prowxror k. or rrturn ,ji-om prows soI 
I’ is ufter. the return ,from processor k. 
The four partial signatures with processors k and Y representing fractions of feasible 
signatures are: 
. [n;n;...(i,k)...(j,r)...;...(r,h)...(k,f’)...], 
l [n;n;...(i,k)...(,~.r)...;...(k,f)...(r,hj...], 
. [n;n;...(,j,r)...(i,k) . . . . . ..(k.f)...(r.hj...]. 
l [n;n;...(j.r)...(i,k)...;...(r,h)...(k,J’)...]. 
The separating points between the parts of signature represent the other dispatches and 
returns. We want to prove that configuration [n; n; . . (i, k) (.j. Y); (r. h) (k, I’). ] 
is dominated, when i < j and h < ,f. 
Proof. Let us consider a schedule associated with the first signature. Therefore the 
dispatch j to the nearest processor r is after the dispatch i to the farthest processor h 
and the return from r is before the return from k. The amount of data sent to h- and 
to r are pi and pi (see Figs. 10 and 11). 
We exchange the destinations of dispatches i and ,j but we keep the amount of data 
sent, hence we dispatch pi to r then pi to k. We exchange the returns also. 
The new duration of the first dispatch is d,.+xp;. the old one is dk + xp,, therefore it 
decreases with quantity dk -d,, and all the dispatches between i and ,j can be advanced 
by this quantity. Consequently, the second dispatch increases by the same quantity. and 
its starting time is earlier but it has the same completion time. 
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return h return f 
dispatch i dispatch j (from r) (from k) 
A (to k) B C (to r) D 
t--y t-y Fi” LH 
i : 
proc k , I pi I . 6 : 
proc r ‘j 
Fig. 10. ParhI signature [n; n: (i,k) (j, r); (Y, h). (k, f), 1 with (d,. <dk) 
return h return f 
dispatch i diSpiltCl1 j (from k) (from r) 
A (tu r) B’ C’ (tuk) D E 
! ! HFq 
Pl‘“‘k i 
Pj j 
Fig. 11. Partial signature [rt;n;...(~,r)...(~,k);...(k,h)...(r,f’)...] with (d,-<dk) 
The duration of return h increases with dk -d,., and return f decreases by the same 
quantity. Therefore, the returns between h and ,f’ are delayed and return f starts in G’ 
after G but is still completed in H. 
Consequently, we keep the feasibility of the solution but an idle period appears on 
processor r. Therefore, we can find a better splitting on the n processors and then 
eventually decreases C,,,. 0 
5. A branch and bound method for the case of one dispatch per processor 
In the part above we have built a method for computing the dispatch sizes associ- 
ated with a given signature and we have proved a dominance property which avoids 
exploring all the signatures. 
If we want to determine an optimal schedule, we have to find the optimal signature, 
that is the number of running processors, the dispatch and return orders. The dominance 
property stated above is useful but insufficient to prune efficiently the enumeration 
tree. Therefore in this section we will improve the lower bounds by considering a 
relaxed problem. Then we propose a branch and bound method to determine an optimal 
schedule. 
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The two following quantities are lower bounds of the optimal makespan: 
As a matter of fact, (1) measures the occupation of the bus, and this bound is achieved 
when the bus is critical (z = 0). (2) Has been set up previously. 
These evaluations are improved by solving the relaxed problem we introduce now. 
In this relaxed problem, we suppose that the distances between master and slaves can 
be exchanged. A distance does not belong anymore to a processor, hence a dispatch 
can be sent to a processor with a distance and repatriated with another distance. This 
assumption, which is of course unrealistic in practice, allows us to improve our previous 
lower bounds. 
Let us define c(i) as the return distance of dispatch number i. (’ is an application born 
[I n] in {di,. . ,d,}. The difference between the relaxed problem and the original 
one is that in the relaxed problem we can have c.(i) different from dclo,. We now 
explain how to solve the relaxed problem. For this: 
l we had better schedule returns in the same order than dispatches; 
l we had better to send dispatches in an increasing order of distances and to repatriate 
returns in a decreasing order of distances. 
We prove these properties with two elementary operations (see Figs. 12a and b i and 
with a modified basis operation. 
In both elementary operations distances are exchanged. They are feasible because 
we work on the relaxed problem. In both cases we obtain an idle period. 
The modified basis operation consists in keeping fixed all distances and changing 
the amount of data in order to balance dispatches. 
Consequently. the optimal solution consists in sending tasks to processors using 
increasing distances and in repatriating them using decreasing distances. This solution 
gives a lower bound of the original problem. This evaluation is greater than or equal 
to the previous ones. Indeed, it is equal to (1 ) in the case of a critical bus (1 0 ). 
and greater in the case of a non-critical bus (z > 0), but still smaller than the value 
of an optimal solution. 
If WC fix the ki first dispatches and the k? last returns, the three operations defined 
above can still be used. Therefore, if we schedule the other dispatches in an increasing 
order of distances and the other returns in a decreasing order of distances, we obtain 
a lower bound. As we can see below the branching scheme corresponds to set the l;i 
first dispatches and the k2 last returns. 
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processor k - 1 
processor I 
bus,~ 
processor b- ’ 
processor k I- 
d,-% 
IHIS ’ dr, I dk , 
I I 
I 
processor 2 I 
processor k I 
bus ’ dk , , dr, I I I 
Fig. 12. The two elementary operations, with dk > d,. (a) Transposition of two dispatches, with dk > d,.; 
(b) Transposition of two returns, with dk > d,. 
Now let us examine an example. We suppose that dl dd2 < . . . 6 d,. Let us consider 
four processors with two dispatches set and one return set. Therefore, for the dispatches 
and the returns we have: 
dispatch order i 1 2 3 4 
the receiving processor a(i) 1 4 XX 
distance assigned to processor d dl dq 
return order h =b(k) 1 2 3 4 
the sending processor k XXX1 
distance assigned to processor d dl 
At first we compute u(i), which is the number of processor receiving dispatch i. We 
set dispatches in an increasing order of distances, then: 
dispatch order i 1 2 3 4 
the receiving processor u(i) 1 4 2 3 
distance assigned to processor d dr d4 d2 d3 
return order h = b(k) I 2 3 4 
the sending processor k XXX1 
distance assigned to processor rl dl 
Next we compute the order in which dispatches are sent back to the master. We set 
returns in the order of dispatches if it is possible: 
dispatch order i I 2 3 4 
the receiving processor a(i) 1 4 2 3 
distance assigned to processor d dl do dz d; 
return order h = b(k) 1 2 3 4 
the sending processor k 4231 
distance assigned to processor d (1’1 
Finally, we compute the distances associated with the returns in a decreasing order of 
distances 
dispatch order i 1 2 3 4 
the receiving processor a(i) 1 4 2 3 
distance assigned to processor d dr da dz u’3 
return order h=h(k) 1 2 3 4 
the sending processor k 4 2 3 1 
distance assigned to processor d dd dj d2 dl 
We have built a complete signature from a partial one. Next the dispatch sizes are 
computed by solving a linear system. It gives the lower bound. 
At.each level of the tree, we set either a dispatch or a return. In Fig. 13, a part of the 
solution tree with three active processors is presented. We suppose d 1 <d, < <d,,. 
A node of the tree corresponds to a partial signature, a terminal node to a complete 
signature. Indeed the signature is now represented by the dispatch and return orders. 
that correspond to the applications a and h-r. 
For instance signature 23132 1 in Fig. 13 means the first dispatch is sent to processor 
2 and its return is the second one. The second dispatch is sent to processor 3 and its 
return is the first one. Finally, the third dispatch is sent to processor I and its return 
is the last one. 
As we can see, the enumeration becomes quickly tremendous. We have (n!)’ so- 
lutions to enumerate. Hopefully the lower bound and the dominance property allows 
pruning the tree efficiently. 
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Fig. 13. Search tree with three processors 
6. Program 
In this section we will present the program of the branch and bound method. So 
we have one dispatch per processor. The dispatch i is sent to processor a(i) = k. By 
convenience we will denote P~=JI~(+~. The program has three main modules. At first, 
for a given signature, we have to compute the task sizes. Next, we have to generate 
the tree of the solutions. Finally, we have to compute the lower bound associated with 
the relaxed problem and to apply the dominance rule. 
6.1. Computation of the pi with a given signature 
To carry out the computation of the task sizes, we have to know the dispatch bus 
speed CI-‘, the return bus speed fl-‘, the number n of active processors, the amount 
P of data, the distances di from slaves to master, and the signature. The results we 
obtain are the amounts of data pi dispatched to processor i and the idle period Z. As 
we have seen above in Section 3.1, we have to solve a linear system. To do it, we use 
the Gauss method. This part is an independent module which is called by the branch 
and bound method to compute schedules. 
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dispatch to 2 dispatch to 1 return from 1 return from 2 
Fig. 14. Example 
The steps of this module are the following: 
l generate the linear system associated with a given signature: 
l solving the system using the Gauss method. 
We detail below these steps. 
6.1.1. Linear system yenerution 
The dispatch and return orders are stored in a vector denoted ‘sig’ (the signature) 
of size 2n + I. The n first values correspond to the dispatch order, the value n + 1, to 
the idle time of the bus (z), the IZ last values, to the return order. One can notice that 
the h application can be considered as a permutation in { 1,2,. , rz}. Because we have 
as much dispatches as returns, the application a can be also denoted as a permutation. 
Therefore the signature associated with Fig. 14 can be denoted as [2; 2; (2. I ); ( 1,2)] 
(instead of [n=2; m=2;(1,2),(2,1);(1,1),(2,2)]). 
The x, and the l;/, are treated as secondary variables. We eliminate them immediately 
in the equations using: 
.y, = x.4,,,lr] + &,,[;I and .YI~ = P~~sig[~7+,l- II t dslsi~r t ll+l]. 
The conservation equation is P = cz= , .yh. To obtain the II equations using the signa- 
ture we have to examine the dispatch order and the return order. In our case a dispatch 
corresponds to a processor k = sig[i] and the computing time of processor k is equal 
to the amount of data .9k which has been sent to it. For each processor k, we look 
for the number h of its return and we deduce the following equation: 
,~ I.1 i -I 
Thus. the linear system consists of n + 1 equations composed of the conservation 
equation and of the II topology equations. We obtain a linear system with variables 
./PI.. ,.Y,, and Z. Finally the secondary variables s, and ~1, are computed. 
Example. The signature vector sig is 
1 2 3 4 5 
2 1 z 1 2 
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The equations associated with the example of Fig. 14 are: 
.P, =z Pz=x2+z+y, =aP, +d, +z+/LY, td, P=Y, flYI 
Then the matrix is 
1 0 -1 
-E-B 1 -1 
1 1 0 
9, 0 
2 2 2dl 
Z P 
6.1.2. Solving the system 
Next we have to solve the linear system in order to compute the Ypk and z. The 
Gauss method has been used in our program. Finally, the makespan is given by 
k=I k=l 
6.2. Generating the tree 
We have just presented a method for computing the makespan associated with a 
given signature. Now we explain how to enumerate the signatures. The tree is gener- 
ated by a depth first procedure. Therefore at a time, we just store one branch of the 
tree. 
At each step we set an element of the signature vector until we get a complete 
solution (n dispatches and n returns). We alternately set dispatches and returns. For 
the dispatches we start from the beginning of the signature, and for the returns we 
start from the end of the signature. This strategy allows us to prune the tree in a more 
efficient way by using the dominance property and the lower bound of the associated 
relaxed problem. 
6.3. Pruning the tree 
We can avoid examining all the branches of the tree using the dominance 
property: 
Dominance property. There exists an optimal solution such that if d, <dk, either 
dispatch to processor r is before the dispatch of processor k, or return from processor 
r is after the return ,from processor k. 
Therefore [n; n; (. . . k . . . r . . .); (. . Y k . . .)] cannot be an optimal signature. In order 
to test this dominance property we build two vectors: one for the dispatches and one 
for the returns. For each processor k in the partial solution, we test if the dominance 
property can be applied, we also compute the lower bound. Hence we can determine 
if it is necessary or not to continue examining this branch of the tree. 
We make this evaluation in two steps: 
l building the solution of the relaxed problem; 
l evaluation of this solution. 
We have to fill the distance vector in an increasing order of the dispatches and in a 
decreasing order of the returns. 
When the signature of the relaxed problem has been built, we have to call the module 
we have seen in Section 6. I in order to compute the solution of the relaxed problem. 
Therefore we obtain a lower bound which is compared to the makespan of the best 
schedule already built. 
7. Computational results 
The input data of the program are the number of processors, the transfer rates. the 
distances from slave processors to the master processor, and the total amount of data P 
to compute. The results provided by the program are the signature, that is the dispatch 
and return orders, and for each processor the amount of data. Now we comment on the 
curves we have obtained experimentally with different values of the parameters. The 
numerical results are reported in the annex. 
The following experiments use P value varying from 10 000 to 100 000. We report 
the optimal solution with a processor number n varying from I to 5. The splitting of 
the amount of data is also reported. Then, we present a synthetic array in order to 
compare our results. In our experiments, J is set to 0.1 S./byte, and /j to 0.01 s.‘bytc. 
At first (see annex, Table 2), we compute the makespan in case of one slave processor. 
Therefore all the amount of data P is sent to it. Next we experiment the splitting and 
scheduling calculus with 2,3.4, and 5 processors. 
THY) proc~~~.r.srw.r: 
Distances from slaves to master are SO for processor I and 100 for processor 2. 
Fig. 15 and Table 3 (see annex) report the amounts of data ./PI and .PP, and C,,,, as a 
function of the amount of data P. Until P = 30 000 signature [2; 2; ( 1,2); (2, 1 )] is the 
optimal one, and the amount of data -8, is larger than the amount of data 92. After 
this threshold. there is a swapping, the optimal signature is [2: 2, (2, 1 ): (2. 1 )] and -91 
becomes larger than ./PI. 
Tlwc~~ p~~~t~.s,so/-.s: 
Distances to processors are, respectively, 50, 100 and 150, for processor I, 
processor 2, and processor 3. Fig. 16 and Table 4 (see annex) report the amounts of data 
./PI. .‘P2. ./Pj and C,,,, like in Fig. 15. There is a swapping. Until P = 30 000 signature 
13: 3: ( I, 2.3 ): (3,2,1)] is the optimal one and after the signature [3; 3; (2. I, 3 ); (2.3, 1 )] 
becomes the optimal one. As we can see on the curves of Fig. 16, the amount of data 
.Pz increases at this swapping point. 
Fotw p~~~r.s.sors: 
Distances to processors are, respectively, 50, 100, 150 and 200, for processor I, 
processor 2. processor 3 and processor 4. Fig. 17 and Table 5 (see annex) report 
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50000 
s 40000 
e 
c 
0 30000 
n 
d 
20000 
10000 
0 
0 20 40 60 80 100 
Size of P (x 1000) 
Fig. 15. Two slaves (Table 3). 
45000 
40000 
35000 
s 30000 
e 
c 25000 
0 
n 20000 
d 
15000 
10000 
0 
0 20 40 60 80 100 
SIX of P (x 1000) 
Fig. 16. Three slaves (Table 4). 
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10000 
5000 
30000 
25000 
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Fig. 17. Four slaves (Table 4). 
Fig. 18. l:ive slaves (Table 5). 
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Fig. 19. Optimal C,,,,, vetws number of processors. 
the amounts of data 91, 91, 93, 9pq and C,,, like previously. The same phenomenon 
appears. There are two swappings of processor dispatches and returns in the signa- 
tures. The first swapping appears at a P value between 30 000 and 40 000. Before this 
threshold the optimal signature is [4; 4; (1,2,3,4); (4,3,2,1)], then it is [4; 4; (3,1,2,4); 
(3,4,2, l)]. The second swapping occurs between 70000 and 80000 for P, and the 
signature becomes [4; 4; (3,2,1,4); (3,2,4,1)]. At these thresholds, the amount of data 
dispatched to processors with the medium distances to master increases, first for pro- 
cessor 3 at the first threshold, second for processor 2 at the second threshold. 
Five processors: 
Distances to processors are, respectively, 50,100,150,200 and 250, for processor 1, 
processor 2, processor 3, processor 4 and processor 5. Fig. 18 and Table 6 (see annex) 
report the amounts of data YP, , 9~2, .Pj, 94, 95 and C,,,,,. We observe phenomena 
similar as previously. One can remark two swappings of processor dispatches and re- 
turns in the signature. The optimal signature is initially [S; 5; (1,2,3,4,5); (5,4,3,2,1)], 
then it becomes [5; 5; (3,1,2,4,5); (3,5,4,2, l)] after the first threshold at a P value 
between 20 000 and 30 000, next it becomes [5; 5; (2,4,1,3,5); (4,2,5,3, l)] after the 
second threshold at a P value between 60000 and 70000. 
Fig. 19 and Table 7 (see annex) report the value of the optimal C,,,,, versus the 
number of processors. 
By examining the computational results, one can remark that the optimal 
schedules obtained with small values of P correspond exactly to the heuristic 2. 
whatever the number of processors. On the contrary, when the value of P increases. 
we obtain schedules corresponding to heuristic 1. One can explain this phenomenon. 
When the value of P is small, the communication costs are not neglectable comparing 
with the computation time. Therefore it is more efficient to minimize the idle period ot 
the processors by masking the long communications with the computations. When the 
value of P increases the communications become neglectable. Therefore the optimum 
corresponds to a set of balanced tasks. Some additional experiments are in progress 
which confirm this fact. For instance for an experiment with five processors. me obtain 
seven thresholds for different values of P up to 1 500000. In this cast the last schedule 
obtained corresponds exactly to heuristic 1. The method has been also tested on large1 
instances up to I5 processors. They have been solved optimally but the number ot 
nodes in the tree increases very rapidly with n. 
8. Conclusion 
An original method which determines the optimal schedule of a linear application on 
a master slave multicomputer bus system has been presented. The linear assumption 
concerning the application is realistic. Searching for a maximum value in a list ot 
multiplying two vectors correspond to such a linear time application. We are non 
trying to apply our model to other multicomputer architectures. Further researches on 
the scheduling of non-linear applications are also in progress. 
Annex: tables of results 
In the following computational results d, =50. u’l=lOO. d3= 150, ~j=200. t15-~250, 
Table 2 
One slave 
P Solution CIV.1, (/'I _ 
5000 (1,l): 1 5650 iooo 
10000 (1,l): I 11200 IO O(IO 
20 000 (l,l); I 22 300 20 000 
30000 (1.1): I 31400 i1)OOO 
40000 (1.1): I 34 500 IO 000 
50000 (1.1); I 55600 50 000 
60000 (I.1 ); I hh 700 (,(I 000 
70000 (1.1); I 77x00 70 000 
x0000 (l,l): I 8X900 x0 000 
90000 (1.1): I 100 00 90 000 
100000 (1.1): I Ill 100 IO0 000 
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Table 3 
Two slaves 
P Solution c max .ip , .Y?p2 
5000 (1,1)(2,2); 21 3125 2725 2275 
10000 (l,])W); 21 6044 5355 4645 
20 000 (1,1)(2.2); 21 II 884 10616 9384 
30 000 (l,l)W); 21 17723 15877 14 123 
40 000 (1,2)(2,1); 21 23 562 19 170 20830 
50000 (1,2)(2,1); 21 29 397 23 957 26 043 
60 000 (1,2)(2,1); 21 35231 28 744 31256 
70 000 (1,2)(2,1); 21 41066 33531 36469 
80 000 (1,2)(2,1); 21 46 900 38318 41682 
90 000 (l,2)(2,1); 21 52 735 43 I04 46 896 
100 000 (l,2)(2,1); 21 58 570 47891 52 109 
Table 4 
Three slaves 
P Solution 
5000 (1,1)(2,2)(U); 321 2397 
10000 (],])(2,2)(3,3); 321 4443 
20 000 (1,1)(2,2)(3,3); 321 8535 
30 000 (],])W)W); 321 12627 
40 000 (1,2)(2,1)(3,3); 231 16714 
50 000 (1,2)(2,1)(3,3); 231 20 800 
60 000 (1,2)(2,1)(3,3); 231 24 885 
70 000 (1,2)(2,1)(3,3); 231 28971 
80 000 (1,2X2,1)(3,3); 231 33 057 
90 000 (1,2)(2,1 j(3.3); 231 37 143 
100000 (1,2)(2,1)(3,3); 231 41229 
.T , ./p2 
2070 1684 
3912 3345 
7600 6665 
I I286 9987 
13574 14467 
16928 18091 
20283 21714 
23 637 25 338 
26 992 28 961 
30 346 32 585 
33 701 36 208 
1246 
2743 
5735 
8727 
11959 
14981 
18003 
21025 
24 047 
27 069 
30091 
Table 5 
Four slaves 
P Solution C max .fl .f2 93 .P4 
5000 (1,1)(2,2)(3,3)(4,4); 4321 
10000 (l,l)(2,2)(3,3)(4,4); 4321 
20 000 (l,l)(2,2)(3,3)(4,4); 4321 
30 000 (1,1)(2,2)(3,3)(4,4); 4321 
40 000 (1,3)(2,1)(3,2)(4,4); 3421 
50 000 (1,3)(2,1)(3,2)(4,4); 3421 
60 000 (1,3)(2,1)(3,2)(4,4); 3421 
70 000 (1,3)(2,1)(3,2)(4,4); 3421 
80 000 (1,3)(2,2)(3,1)(4,4); 3241 
90 000 (1,3)(2,2)(3,1)(4,4); 3241 
100000 (1,3)(2,2X3,1 )(4,4X 3241 
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